Neglecting the delays due to the logic gates in the circuit shown in figure, the decimal equivalent of the binary sequence [ABCD] of initial logic states, which will not change with clock, is ________.

GATE 2023 Electrical Engineering Q56 — Electrical Engineering

GATE 2023Set MasterQ56NATanswer pendingexplanation soonmedium

Electrical Engineering · Digital Electronics - Sequential Circuits

Concept intelligence

Drill mode: digital electronics · 4/31

Figure from the original GATE 2023 paper. (IIT Kanpur archive)

Official answer key is not available for this question yet.

Studying seriously for GATE CSE?

Keep browsing free. Pro unlocks the paid study loop: explanations, topic mastery, mistake notebook, and custom PYQ drills.

Recurring concept

Digital Electronics - Sequential Circuits has appeared in GATE Electrical Engineering 2 times across 2 years (2023, 2024).

More questions on Digital Electronics - Sequential Circuits

📊 has diagram∑ has math

Logic GatesFlip-flopSequential CircuitDigital Electronics