Skip to content
Early access — you're among the first to try PYQLabs. Share feedback
Concept drill

sequential circuit

GATE Electrical Engineering · Digital Logic - Sequential Circuits · 2018-2023

2
PYQs
50%
keyed
0
elite explanations
2
years appeared

Study anchor

Source-book anchor pending for this concept.

Practice action

Start latest PYQ

PYQs in this concept

All concepts →
2023 Q56

Neglecting the delays due to the logic gates in the circuit shown in figure, the decimal equivalent of the binary sequence [ABCD] of initial logic states, which will not change wit...

medium
2018 Q49

For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions Q_A Q_B Q_C = Q'_A Q'_B Q'_C = 100. The minimum number of clock cycles after whi...

hardanswer key