Official answer key is not available for this question yet.
Studying seriously for GATE CSE?
Keep browsing free. Pro unlocks the paid study loop: explanations, topic mastery, mistake notebook, and custom PYQ drills.
See GATE CSE betaOpen notebookGATE 19931993PYQOTHERanswer pendingexplanation soonmedium
Digital Circuits · Combinational
Concept intelligence
Drill mode: combinational logic · 12/12
Recurring concept
See all 13 →Combinational has appeared in GATE Electronics & Communication 13 times across 11 years (2009, 2012, 2014, 2021, 2024, ...).
More questions on Combinational
See all →- 2024 QA 4-bit priority encoder has inputs $D_3, D_2, D_1,$ and $D_0$ in descending order of priority. The two-bit ou...
- 2021 QAddressing of a $32 K \times 16$ memory is realized using a single decoder. The minimum number of AND gates re...
- 2014 QIf X and Y are inputs and the Difference (D = X – Y) and the Borrow (B) are the outputs, which one of the foll...
- 2014 QIn a half-subtractor circuit with X and Y as inputs, the Borrow (M) and Difference (N = X - Y) are given by
- 2012 QThe output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. Th...
- 2009 QWhat are the minimum number of 2-to 1 multiplexers required to generate a 2-input AND gate and a 2-input EX-OR...
- 2004 QThe minimum number of 2 to 1 multiplexers required to realize a 4 to 1 mutliplexer is
- 2003 QWith out any additional circuitry, an 8:1 MUX can be used to obtain
∑ has math
multiplexerboolean functioncombinational logiclogic design