Multiplexer
GATE Electronics & Communication · Digital Logic - Multiplexers · 1993-2026
Study anchor
Source-book anchor pending for this concept.
Practice action
Start latest PYQPYQs in this concept
All concepts →A Boolean function, $f(x,y,z)$ with $x$ as MSB and $z$ as LSB is realized by 4:1 multiplexer (MUX) with select lines, $S_1$ and $S_0$ ($S_1$ is MSB, $S_0$ is LSB) and inputs, $I_0,...
A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input P0 is set to logic '0' and P1 is set to logic '1' at all times. Th...
In the circuit shown, what are the values of F for EN = 0 and EN = 1, respectively?
The state transition diagram for the circuit shown is
What are the minimum number of 2-to 1 multiplexers required to generate a 2-input AND gate and a 2-input EX-OR gate?
The minimum number of 2 to 1 multiplexers required to realize a 4 to 1 mutliplexer is
With out any additional circuitry, an 8:1 MUX can be used to obtain
A Boolean function, F , given as sum of product (SOP) terms as F= $$\sum {} $$m(3,4,5,6) with A,B, and C as inputs. The function, F, can be expreeed on the Karnaugh's map shown bel...
Signals A,B,C,D and $$\overline D $$ are available. Using a single 8 - to - 1 multiplexer and no other gate, implement the Boolean function. $$f(A,B,C,D) = B.C + A.B.\bar D + \bar...