Concept drill
Sequential Circuit
GATE Electronics & Communication · Digital Electronics - Sequential Circuits · 2023-2026
3
PYQs
67%
keyed
0
elite explanations
3
years appeared
Study anchor
Source-book anchor pending for this concept.
Practice action
Start latest PYQPYQs in this concept
All concepts →2026 Q49
A shift-left Shift Register (SR) and a D flip-flop are connected to a synchronized clock as shown in the Figure. Assume that the SR and D flip-flops are initially cleared and the X...
mediumanswer key
2025 Q45
A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input P0 is set to logic '0' and P1 is set to logic '1' at all times. Th...
mediumanswer key
2023 Q63
In a given sequential circuit, initial states are Q1 = 1 and Q2 = 0. For a clock frequency of 1 MHz, the frequency of signal Q2 in kHz, is ________ (rounded off to the nearest inte...
medium