Memory
GATE Electronics & Communication · 24 questions across 17 years (1988-2020) · 43% recurrence rate
Recurrence sparkline
1988–2020Difficulty mix
Question types
All 24 questions on Memory
In an 8085 microprocessor, the number of address lines required to access a 16 K bytes memory bank is $\_\_\_\_$ .
An 8 Kbyte ROM with an active low Chip Select input CS is to be used in an 8085 microprocessor based system. The ROM should occupy the address range 1000H to 2FFFH. Theaddress lines are designated as A15 to A0, where A15...
A 16 Kb (=16,384 bit) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is _______.
If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in
Following is the segment of a 8085 assembly Language program: LXI SP, EFFF H CALL 3000 H 3000H: LXI H, 3CF4H PUSH PSW SPHL POP PSW RET On completion of RET execution, the contents of SP is
Consider an 8085 microprocessor system If in addition following code exists from 0109H onwards ORI 40H, ADD M What will be the result in the accumulator after the last instruction is executed
Consider an 8085 microprocessor system The following program starts at locaton 0100H. LXI SP, 00FF LXI H, 0107 MVI A, 20H SUB M The contents of accumulator wnen the program counter reaches 0109H is
The number of memory cycles required to execute the following 8085 instructions (I.) LDA 3000H (II.) LXI D, FOF 1H Would be
Consider the sequence of 8085 instructions given below. LXI H, 9258 MOV A, M CMA MOV M, A Which one of the following is performed by this sequence?
An 8085 microprocessor based system uses a 4K × 8-bit RAM whose starting address is AA00H. The address of the last byte in this RAM is
In the 8085 microprocessor, the RST6 instruction transfers the program execution to the following location
If $$CS\;=\overline{A_{15}}\;A_{14}\;A_{13}$$ is used as the chip select logic of a 4K RAM in an 8085 system, then its memory range will be
An I/O processor control the flow of information between
The total number of memory accesses involved (inclusive of the op-code fetch) when an 8085 processor executes, the instruction LDA 2003 is
Each cell of a static Random Access Memory Contains
A ROM is to be used to implement the Boolean functions given below: $${F_1}$$$$(A,\,B,\,C,\,D) = ABCD + \bar A\,\overline B \,\bar C\,\bar D$$ $${F_2}(A,\,B,\,C,\,D) = (A + B)(\bar A\, + \overline B + C)$$ $${F_3}(A,\,B,...
The minimum number of MOS transistors required to make a dynamic RAM cell is
In a microcomputer, wait states are used to
Choose the correct satatement(s) from the following:
In an 8085 microprocessor system with memory mapped I/O,
In a microprocessor system, the stack is used for
For a microprocessor system using I/O-mapped I/O the following statement(s) is NOT true
A microprocessor with a 16-bit address bus is used in a linear memory selection configuration (i.e. Address bus lines are directly used as chip selects of memory chips) with 4 memory chips. The maximum addressable memory...
In register index addressing mode the effective address is given by