Concept drill
W/L ratio
GATE Electronics & Communication · Digital Electronics - CMOS Inverter · 1997-2019
2
PYQs
50%
keyed
0
elite explanations
2
years appeared
Study anchor
Source-book anchor pending for this concept.
Practice action
Start latest PYQPYQs in this concept
All concepts →2019 Q53
A CMOS inverter, designed to have a mid-point voltage V_I equal to half of Vdd, as shown in the figure, has the following parameters: Vdd = 3 V μn Cox = 100 μA/V^2 ; Vtn = 0.7 V fo...
medium
1997 PYQ
The gate delay of an NMOS inverter is dominated by charge time rather than discharge time because
mediumanswer key