Skip to content
Early access — you're among the first to try PYQLabs. Share feedback
Concept drill

pMOS

GATE Electronics & Communication · Digital Electronics - CMOS Inverter · 2019-2019

2
PYQs
0%
keyed
0
elite explanations
1
years appeared

Study anchor

Source-book anchor pending for this concept.

Practice action

Start latest PYQ

PYQs in this concept

All concepts →
2019 Q13

A standard CMOS inverter is designed with equal rise and fall times ($\beta_n = \beta_p$). If the width of the pMOS transistor in the inverter is increased, what would be the effec...

medium
2019 Q53

A CMOS inverter, designed to have a mid-point voltage V_I equal to half of Vdd, as shown in the figure, has the following parameters: Vdd = 3 V μn Cox = 100 μA/V^2 ; Vtn = 0.7 V fo...

medium