Concept drill
Inverter
GATE Electronics & Communication · Digital Electronics - CMOS Inverter · 1994-2019
2
PYQs
0%
keyed
0
elite explanations
2
years appeared
Study anchor
Source-book anchor pending for this concept.
Practice action
Start latest PYQPYQs in this concept
All concepts →2019 Q13
A standard CMOS inverter is designed with equal rise and fall times ($\beta_n = \beta_p$). If the width of the pMOS transistor in the inverter is increased, what would be the effec...
medium
1994 PYQ
A ring oscillator consisting of 5 inverters is running at a frequency of 1.0 MH$$_z$$. The progagation delay per gate is ______
easy