Skip to content
Early access — you're among the first to try PYQLabs. Share feedback

Sequential Circuits

GATE CSE & IT · 11 questions across 9 years (2003-2026) · 23% recurrence rate

Recurrence sparkline

20032026
200320152026

Difficulty mix

easy 27%
med 73%

Question types

MCQ8
NAT3

All 11 questions on Sequential Circuits

2026 PYQ

Consider a 2-bit saturating up/down counter that performs the saturating up count when the input $P$ is 0 , and the saturating down count when $P$ is 1 . The Next State table of the counter is as shown. The counter is bu...

Med
2025 PYQ

In a 4-bit ripple counter, if the period of the waveform at the last flip-flop is 64 microseconds, then the frequency of the ripple counter in kHz is _________. (Answer in integer)

Easy
2021 PYQ

Suppose we want to design a synchronous circuit that processes a string of 0’s and 1’s. Given a string, it produces another string by replacing the first 1 in any subsequence of consecutive 1’s by a 0. Consider the follo...

Med
2016 PYQ

We want to design a synchronous counter that counts the sequence $$0-1-0-2-0-3$$ and then repeats. The minimum number of $$J-K$$ flip-flops required to implement this counter is _________.

Med
2015 PYQ

The minimum number of $$JK$$ flip-flops required to construct a synchronous counter with the count sequence $$\left( {0,0,1,1,2,2,3,3,0,0,...} \right)$$ is ____________.

Med
2015 PYQ

A positive edge-triggered D flip-flop is connected to a positive edge-triggered JK flip-flop as follows. The Q output of the D flip-flop is connected to both the J and K inputs of the JK flip-flop, while the Q output of...

Med
2015 PYQ

Consider a 4-bit Johnson counter with an initial value of 0000. The counting sequence of this counter is

Easy
2014 PYQ

Let $$k = {2^n}.$$ A circuit is built by giving the output of an ݊$$n$$-bit binary counter as input to an $$n$$-to-$${2^n}$$ bit decoder. This circuit is equivalent to a

Med
2006 PYQ

You are given a free running clock with a duty cycle of $$50$$% and a digital waveform $$f$$ which changes only at the negative edge of the clock. Which one of the following circuits (using clocked $$D$$ flip-flops) will...

Med📊
2004 PYQ

$$SR.$$ latch made by cross coupling two $$NAND$$ gates if $$S=R=0,$$ Then it will result in

Easy
2003 PYQ

A 1- input, 2- output synchronous sequential circuit behaves as follows. Let $${z_k},\,{n_k}$$ denote the number of $$0’s$$ and $$1’s$$ respectively in initial $$k$$ bits of the input $$\left({{z_k} + {n_k} = k} \right)....

Med