Official answer key is not available for this question yet.
Studying seriously for GATE CSE?
Keep browsing free. Pro unlocks the paid study loop: explanations, topic mastery, mistake notebook, and custom PYQ drills.
See GATE CSE betaOpen notebookGATE 2014Set 2PYQNATanswer pendingexplanation soonmedium
Computer Organization · Memory Hierarchy & Cache
Concept intelligence
Drill mode: cache · 12/22
Recurring concept
See all 48 →Memory Hierarchy & Cache has appeared in GATE CSE & IT 48 times across 24 years (2021, 2022, 2023, 2024, 2025, ...).
More questions on Memory Hierarchy & Cache
See all →- 2025 QFor a direct-mapped cache, 4 bits are used for the tag field and 12 bits are used to index into a cache block....
- 2025 QConsider a memory system with 1 M bytes of main memory and 16 K bytes of cache memory. Assume that the process...
- 2025 QGiven a computing system with two levels of cache (L1 and L2) and a main memory. The first level (L1) cache ac...
- 2024 QA given program has 25% load/store instructions. Suppose the ideal CPI (cycles per instruction) without any me...
- 2024 QConsider two set-associative cache memory architectures: WBC , which uses the write back policy, and WTC , whi...
- 2024 QConsider a 512 GB hard disk with 32 storage surfaces. There are 4096 sectors per track and each sector holds 1...
- 2023 QAn 8-way set associative cache of size 64 KB (1 KB = 1024 bytes) is used in a system with 32-bit address. The...
- 2022 QConsider a system with 2 KB direct mapped data cache with a block size of 64 bytes. The system has a physical...
∑ has math
cacheset-associativetag-bitsphysical-address