Skip to content
Early access — you're among the first to try PYQLabs. Share feedback
Concept drill

register delay

GATE CSE & IT · Pipelining · 2021-2021

1
PYQs
0%
keyed
0
elite explanations
1
years appeared

Study anchor

Morris Mano / Patterson-Hennessy

Digital logic, datapath, memory hierarchy, instruction sets

Practice action

Start latest PYQ

PYQs in this concept

All concepts →
2021 PYQ

A five-stage pipeline has stage delays of 150, 120, 150, 160 and 140 nanoseconds. The registers that are used between the pipeline stages have a delay of 5 nanoseconds each. The to...

easybasic explanation