Skip to content
Early access — you're among the first to try PYQLabs. Share feedback
Concept drill

memory management

GATE CSE & IT · Programming - C Language / Memory Management · 1995-2026

14
PYQs
79%
keyed
2
elite explanations
9
years appeared

Study anchor

Source-book anchor pending for this concept.

Practice action

Start latest PYQ

PYQs in this concept

All concepts →
2026 PYQ

Consider contiguous allocation of physical memory to processes using variable partitioning scheme. Suppose there are 8 holes in the memory of sizes $20 \mathrm{~KB}, 4 \mathrm{~KB}...

mediumbasic explanation
2025 Q14

Consider a demand paging memory management system with 32-bit logical address, 20-bit physical address, and page size of 2048 bytes. Assuming that the memory is byte addressable, w...

mediumanswer key
2025 Q58

A computer system supports a logical address space of 2^32 bytes. It uses two-level hierarchical paging with a page size of 4096 bytes. A logical address is divided into a b-bit in...

mediumanswer key
2024 Q62

Consider a memory management system that uses a page size of 2 KB. Assume that both the physical and virtual addresses start from 0. Assume that the pages 0, 1, 2, and 3 are stored...

mediumanswer keyelite explanation
2024 Q64

Consider a 32-bit system with 4 KB page size and page table entries of size 4 bytes each. Assume 1 KB = 2^10 bytes. The OS uses a 2-level page table for memory management, with the...

hardanswer keyelite explanation
2024 PYQ

Consider a memory management system that uses a page size of 2 KB. Assume that both the physical and virtual addresses start from 0. Assume that the pages 0, 1, 2, and 3 are stored...

easybasic explanation
2017 Q2

Match the following: (P) static char var; (Q) m = malloc(10); m = NULL; (R) char *ptr[10]; (S) register int var1; (i) Sequence of memory locations to store addresses (ii) A variabl...

mediumanswer key
2016 PYQ

Consider a computer system with $$40$$-bit virtual addressing and page size of sixteen kilobytes. If the computer system has a one-level page table per process and each page table...

medium
2009 PYQ

The essential content(s) in each entry of a page table is / are:

easyanswer key
2009 PYQ

A multilevel page table is preferred in comparison to a single level page table for translating virtual address to physical address because.

easyanswer key
2004 PYQ

Which of the following addressing modes are suitable for program relocation at run time? $$1.$$ Absolute addressing $$2.$$ Based addressing $$3.$$ Relative addressing $$4.$$ Indire...

mediumanswer key
2001 PYQ

Consider the following three C functions: [P1] int*g(void) { int x=10; return(&x); } [P2] int*g(void) { int *px; *px = 10; return px; } [P3] int*g(void) { int *px px =(int*)malloc...

easyanswer key
2001 PYQ

The process of assigning load addresses to the various parts of the program and adjusting the code and date in the program to reflect the assigned addresses is called

easyanswer key
1995 PYQ

In a paged segmented scheme of memory management, the segment table itself must have a page table because:

mediumanswer key