Skip to content
Early access — you're among the first to try PYQLabs. Share feedback
Concept drill

lru-policy

GATE CSE & IT · Memory Hierarchy & Cache · 2024-2024

1
PYQs
100%
keyed
0
elite explanations
1
years appeared

Study anchor

Morris Mano / Patterson-Hennessy

Digital logic, datapath, memory hierarchy, instruction sets

Practice action

Start latest PYQ

PYQs in this concept

All concepts →
2024 PYQ

Consider two set-associative cache memory architectures: WBC , which uses the write back policy, and WTC , which uses the write through policy. Both of them use the LRU ( Least Rec...

mediumanswer keybasic explanation