Concept drill
io-organization
GATE CSE & IT · I/O & Buses · 1996-2026
3
PYQs
100%
keyed
0
elite explanations
3
years appeared
Study anchor
Morris Mano / Patterson-Hennessy
Digital logic, datapath, memory hierarchy, instruction sets
Practice action
Start latest PYQPYQs in this concept
All concepts →2026 PYQ
Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In non-vectored interrupt mechanism, it usually takes more time to start the Interrupt Servi...
mediumanswer keybasic explanation
2004 PYQ
Which one of the following is true for a $$CPU$$ having a single interrupt request line and single interrupt grant line?
mediumanswer key
1996 PYQ
It gives non-uniform priority to various devices.
easyanswer key