Concept drill

fully-associative

GATE CSE & IT · Memory Hierarchy & Cache · 2019-2019

PYQs

100%

keyed

elite explanations

years appeared

Study anchor

Morris Mano / Patterson-Hennessy

Digital logic, datapath, memory hierarchy, instruction sets

Practice action

Start latest PYQ

PYQs in this concept

All concepts →

2019 PYQ

A certain processor uses a fully associative cache of size 16 kB. The cache block size is 16 bytes. Assume that the main memory is byte addressable and uses a 32-bit address. How m...

easyanswer keybasic explanation