Skip to content
Early access — you're among the first to try PYQLabs. Share feedback
Concept drill

DMA

GATE CSE & IT · Computer Architecture - DMA · 1990-2024

15
PYQs
73%
keyed
0
elite explanations
11
years appeared

Study anchor

Source-book anchor pending for this concept.

Practice action

Start latest PYQ

PYQs in this concept

All concepts →
2024 Q11

Consider a computer with a 4 MHz processor. Its DMA controller can transfer 8 bytes in 1 cycle from a device to main memory through cycle stealing at regular intervals. Which one o...

mediumanswer key
2024 Q15

Which one of the following statements is FALSE?

mediumanswer key
2024 PYQ

Which one of the following statements is FALSE?

easyanswer keybasic explanation
2024 PYQ

Consider a computer with a 4 MHz processor. Its DMA controller can transfer 8 bytes in 1 cycle from a device to main memory through cycle stealing at regular intervals. Which one o...

easyanswer keybasic explanation
2022 PYQ

Which one of the following facilitates transfer of bulk data from hard disk to main memory with the highest throughput?

easyanswer keybasic explanation
2021 PYQ

Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals...

easybasic explanation
2020 PYQ

Consider the following statements. I. Daisy chaining is used to assign priorities in attending interrupts. II. When a device raises a vectored interrupt, the CPU does polling to id...

mediumanswer keybasic explanation
2016 PYQ

The size of the data count register of a $$DMA$$ controller is $$16$$ bits. The processor needs to transfer a file of $$29,154$$ kilobytes from disk to main memory. The memory is b...

medium
2011 PYQ

On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer $$500$$ bytes from an $${\rm I}/O$$ device to mem...

mediumanswer key
2011 PYQ

On a non-pipe-lined sequential processor, a program segment, which is a part of the interrrupt service routine, is given to transfer $$500$$ bytes from an $${\rm I}/O$$ device to m...

mediumanswer key
2005 PYQ

Consider the disk drive with the following specifications $$16$$ surfaces, $$512$$ tracks/surface, $$512$$ sectors/track, $$1$$ $$KB/sector$$, rotation speed $$3000$$ $$rpm.$$ The...

mediumanswer key
2004 PYQ

A Hard disk with a transfer rate of $$10Mbytes/second$$ is constantly transferring data to memory using $$DMA.$$ The processor runs at $$600MHz$$ and takes $$300$$ and $$900$$ cloc...

mediumanswer key
2001 PYQ

Consider a disk with following specifications: $$20$$ surface, $$1000$$ tracks/surface, $$16$$ sectors/track, data density $$1$$ $$KB/sector,$$ rotation speed $$3000$$ $$rpm.$$ The...

hard
1997 PYQ

The correct matching for the following pairs is $$\,\,\,\,\,$$ List - $${\rm I}$$ (a) $$DMA$$ $$\,\,$$ $${\rm I}/O$$ (b) Cache (c) Interrupt $${\rm I}/O$$ (d) Condition Code Regist...

easyanswer key
1990 PYQ

Under paged memory management scheme simple lock and key memory protection arrangement may still be required if the $$........$$ processors do not have address mapping hardware.

medium