Concept drill
dirty bit
GATE CSE & IT · Memory Hierarchy & Cache · 1997-2024
3
PYQs
100%
keyed
0
elite explanations
3
years appeared
Study anchor
Morris Mano / Patterson-Hennessy
Digital logic, datapath, memory hierarchy, instruction sets
Practice action
Start latest PYQPYQs in this concept
All concepts →2024 PYQ
Consider two set-associative cache memory architectures: WBC , which uses the write back policy, and WTC , which uses the write through policy. Both of them use the LRU ( Least Rec...
mediumanswer keybasic explanation
2022 PYQ
Let WB and WT be two set associative cache organizations that use LRU algorithm for cache block replacement. WB is a write back cache and WT is a write through cache. Which of the...
mediumanswer keybasic explanation
1997 PYQ
Dirty bit for a page in a page table
easyanswer key