Concept drill
direct mapping
GATE CSE & IT · Memory Hierarchy & Cache · 2025-2025
2
PYQs
100%
keyed
0
elite explanations
1
years appeared
Study anchor
Morris Mano / Patterson-Hennessy
Digital logic, datapath, memory hierarchy, instruction sets
Practice action
Start latest PYQPYQs in this concept
All concepts →2025 Q36
Consider a memory system with 1M bytes of main memory and 16K bytes of cache memory. Assume that the processor generates 20-bit memory address, and the cache block size is 16 bytes...
mediumanswer key
2025 PYQ
Consider a memory system with 1 M bytes of main memory and 16 K bytes of cache memory. Assume that the processor generates 20-bit memory address, and the cache block size is 16 byt...
mediumanswer keybasic explanation