data hazard

Which one of the following dependencies among the register operands of different instructions can cause a data hazard in a pipelined processor?

For a pipelined $$CPU$$ with a single $$ALU$$, consider the following situations $$1.\,\,\,\,\,$$ The $$j+1$$ instruction uses the result of the $$j$$-$$th$$ instruction as an oper...