Skip to content
Early access — you're among the first to try PYQLabs. Share feedback
Concept drill

cache latency

GATE CSE & IT · Memory Hierarchy & Cache · 2006-2006

1
PYQs
100%
keyed
0
elite explanations
1
years appeared

Study anchor

Morris Mano / Patterson-Hennessy

Digital logic, datapath, memory hierarchy, instruction sets

Practice action

Start latest PYQ

PYQs in this concept

All concepts →
2006 PYQ

Consider two cache organization: The first one is $$32$$ $$KB$$ $$2$$-way set associate with $$32$$-byte block size. The second one is of the same size but direct mapped. The size...

mediumanswer key