Skip to content
Early access — you're among the first to try PYQLabs. Share feedback
Concept drill

array multiplier

GATE CSE & IT · None · 1999-2003

2
PYQs
100%
keyed
2
elite explanations
2
years appeared

Study anchor

Cormen et al. — Introduction to Algorithms (CLRS)

Algorithms, data structures, graph algorithms, complexity

Practice action

Start latest PYQ

PYQs in this concept

All concepts →
2003 PYQ

Consider an array multiplier for multiplying two n bit numbers. If each gate in the circuit has a unit delay, the total delay of the multiplier is

mediumanswer keyelite explanation
1999 PYQ

The maximum gate delay for any output to appear in an array multiplier for multiplying two n bit number is

mediumanswer keyelite explanation